`ifndef {{NAME}}_IF__SV
`define {{NAME}}_IF__SV

interface {{name}}_if(
    input               clk,
    input               rst_n
);
    logic [7:0] data;
    logic       valid;
endinterface //{{name}}_if

`endif